

# 64K x 18 Synchronous Cache 3.3V RAM

#### **Features**


- Supports 66-MHz Pentium<sup>™</sup> processor cache systems with zero wait states
- Single 3.3V power supply
- 64K by 18 common I/O
- · Fast clock-to-output times
- Two-bit wraparound counter supporting the Pentium and 486 burst sequence (7C1331)
- · Two-bit wraparound counter supporting linear burst sequence (7C1332)
- · Separate processor and controller address strobes
- · Synchronous self-timed write
- · Direct interface with the processor and external cache controller
- Asynchronous output enable
- JEDEC-standard pinout
- 52-pin PLCC and PQFP packaging

#### **Functional Description**

The CY7C1331 and CY7C1332 are 3.3V 64K by 18 synchronous cache RAMs designed to interface with high-speed microprocessors with minimum glue logic. Maximum access delay from clock rise is 8.5 ns. A 2-bit on-chip counter captures the first address in a burst and increments the address automatically for the rest of the burst access.

The CY7C1331 is designed for Intel Pentium and i486 CPU-based systems; its counter follows the burst sequence of the Pentium and the i486 processors. The CY7C1332 is architected for processors with linear burst sequences. Burst accesses can be initiated with the processor address strobe (AD-SP) or the cache controller address strobe (ADSC) inputs. Address advancement is controlled by the address advancement (ADV) input.

A synchronous self-timed write mechanism is provided to simplify the write interface. A synchronous chip select input and an asynchronous output enable input provide easy control for bank selection and output three-state control.



#### Selection Guide

Coloction Calab				
		7C1331-8 7C1332-8	7C1331-10 7C1332-10	7C1331-12 7C1332-12
Maximum Access Time (ns)		8.5	10	12
Maximum Operating Current (mA)	Commercial	200	200	170
	Military			200

DP<sub>0</sub> and DP<sub>1</sub> are functionally equivalent to DQ<sub>x</sub>. Pentium is a trademark of Intel Corporation.



#### Functional Description (continued)

#### Single Write Accesses Initiated by ADSP

This access is initiated when the following conditions are satisfied at clock rise: (1)  $\overline{\text{CS}}$  is LOW and (2)  $\overline{\text{ADSP}}$  is LOW.  $\overline{\text{AD-SP}}$ -triggered write cycles are completed in two clock periods. The address at A<sub>0</sub> through A<sub>15</sub> is loaded into the address register and address advancement logic and delivered to the RAM core. The write signal is ignored in this cycle because the cache tag or other external logic uses this clock period to perform address comparisons or protection checks. If the write is allowed to proceed, the write input to the CY7C1331 and CY7C1332 will be pulled LOW before the next clock rise.  $\overline{\text{ADSP}}$  is ignored if  $\overline{\text{CS}}$  is HIGH.

If  $\overline{WH}$ ,  $\overline{WL}$ , or both are LOW at the next clock rise, information presented at DQ $_0$  - DQ $_{15}$  and DP $_0$  - DP $_1$  will be written into the location specified by the address advancement logic.  $\overline{WL}$  controls the writing of DQ $_0$  - DQ $_7$  and DP0 while  $\overline{WH}$  controls the writing of DQ $_8$  - DQ $_{15}$  and DP $_1$ . Because the CY7C1331 and CY7C1332 are common-I/O devices, the output enable signal ( $\overline{OE}$ ) must be deasserted before data from the CPU is delivered to DQ $_0$  - DQ $_{15}$  and DP $_0$  - DP $_1$ . As a safety precaution, the appropriate data lines are three-stated in the cycle where  $\overline{WH}$ ,  $\overline{WL}$ , or both are sampled LOW, regardless of the state of the  $\overline{OE}$  input.

#### Single Write Accesses Initiated by ADSC

This write access is initiated when the following conditions are satisfied at rising edge of the clock: (1)  $\overline{\text{CS}}$  is LOW, (2)  $\overline{\text{ADSC}}$  is LOW, and (3)  $\overline{\text{WH}}$  or  $\overline{\text{WL}}$  are LOW.  $\overline{\text{ADSC}}$  triggered accesses are completed in a single clock cycle.

The address at  $A_0$  through  $A_{15}$  is loaded into the address register and address advancement logic and delivered to the RAM core. Information presented at  $DQ_0$  -  $DQ_{15}$  and  $DP_0$  -  $DP_1$  will be written into the location specified by the address advancement logic. WL controls the writing of  $DQ_0$  -  $DQ_7$  and  $DP_0$  while WH controls the writing of  $DQ_8$  -  $DQ_{15}$  and  $DP_1$ . Since the CY7C1331 and the CY7C1332 are common-I/O devices, the output enable signal  $\overline{(OE)}$  must be deasserted before data from the cache controller is delivered to the data lines. As a safety precaution, the appropriate data lines are three-stated in the cycle where  $\overline{WH}$ ,  $\overline{WL}$ , or both are sampled LOW, regardless of the state of the  $\overline{OE}$  input.

#### **Single Read Accesses**

A single read access is initiated when the following conditions are satisfied at clock rise: (1)  $\overline{\text{CS}}$  is LOW, (2)  $\overline{\text{ADSP}}$  or  $\overline{\text{ADSC}}$  is LOW, and (3)  $\overline{\text{WH}}$  and  $\overline{\text{WL}}$  are HIGH. The address at A0 through A15 is stored into the address advancement logic and delivered to the RAM core. If the output enable ( $\overline{\text{OE}}$ ) signal is asserted (LOW), data will be available at the data outputs a maximum of 8.5 ns after clock rise.

#### **Burst Sequences**

The CY7C1331 provides a 2-bit wraparound counter, fed by pins  $A_0$  -  $A_1$ , that implements the Intel 80486 and Pentium processor address burst sequence (see *Table 1*). Note that the burst sequence depends on the first burst address.

Table 1. Counter Implementation for the Intel Pentium/80486 Processor's Sequence

First Address	Second Address	Third Address	Fourth Address
$A_{X+1}, A_X$	$A_{X+1}, A_{X}$	$A_{X+1}, A_{X}$	$A_{X+1}, A_{X}$
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

The CY7C1332 provides a two-bit wraparound counter, fed by pins A0 - A1, that implements a linear address burst sequence (see *Table 2*).

Table 2. Counter Implementation for a Linear Sequence

First Address	Second Address	Third Address	Fourth Address
$A_{X+1}, A_X$	$A_{X+1}, A_{X}$	$A_{X+1}, A_X$	$A_{X+1}, A_X$
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

#### **Application Example**

Figure 1 shows a 512-Kbyte secondary cache for a hypothetical 3.3V, 66-MHz Pentium or i486 processor using four CY7C1331 cache RAMs.




Figure 1. Cache Using Four CY7C1331s.



### **Pin Definitions**

Signal Name	Туре	# of Pins	Description	
$V_{CC}$	Input	1	+3.3V Power	
V <sub>CCQ</sub>	Input	4	+3.3V (Outputs)	
GND	Input	1	Ground	
V <sub>SSQ</sub>	Input	4	Ground (Outputs)	
CLK	Input	1	Clock	
A <sub>15</sub> – A <sub>0</sub>	Input	16	Address	
ADSP	Input	1	Address Strobe from Processor	
ADSC	Input	1	Address Strobe from Cache Controller	
WH	Input	1	Write Enable – High Byte	
WL	Input	1	Write Enable – Low Byte	
ADV	Input	1	Advance	
ŌĒ	Input	1	Output Enable	
<u>CS</u>	Input	1	Chip Select	
DQ <sub>15</sub> -DQ <sub>0</sub>	Input/Output	16	Regular Data	
DP <sub>1</sub> -DP <sub>0</sub>	Input/Output	2	Parity Data	

# **Pin Descriptions**

Signal Name	1/0	Description
CLK	I	Clock signal. It is used to capture the address, the data to be written, and the following control signals: ADSP, ADSC, WH, WL, CS, and ADV. It is also used to advance the on-chip auto-address-increment logic (when the appropriate control signals have been set).
A <sub>15</sub> -A <sub>0</sub>	I	Sixteen address lines used to select one of 64K locations. They are captured in an on-chip register on the rising edge of CLK if ADSP or ADSC is LOW. The rising edge of the clock also loads the lower two address lines, $A_1$ - $A_0$ , into the on-chip auto-address-increment logic if $\overline{ADSP}$ or $\overline{ADSC}$ is LOW.
ADSP	I	Address strobe from processor. This signal is sampled at the rising edge of CLK. When this input and/or $\overline{ADSC}$ is asserted, $A_0$ - $A_{15}$ will be captured in the on-chip address register. It also allows the lower two address bits to be loaded into the on-chip auto-address-increment logic. If both $\overline{ADSP}$ and $\overline{ADSC}$ are asserted at the rising edge of $\overline{CLK}$ , only $\overline{ADSP}$ will be recognized. The $\overline{ADSP}$ input should be connected to the $\overline{ADS}$ output of the processor. $\overline{ADSP}$ is ignored when $\overline{CS}$ is HIGH.

# Pin Descriptions (continued)

Signal	I/O	Description				
Name						
ADSC	I	Address strobe from cache controller. This signal is sampled at the <u>rising</u> edge of CLK. When this input and/or ADSP is asserted, A <sub>0</sub> -A <sub>15</sub> will be captured in the on-chip address register. It also allows the lower two address bits to be loaded into the on-chip auto-address-increment logic. The <u>ADSC</u> input should <i>not</i> be connected to the <u>ADS</u> output of the processor.				
WH	I	Write signal for the high-order half of the RAM array. This signal is sampled by the rising edge of CLK. If $\overline{WH}$ is sampled as LOW, i.e., asserted, the control logic will perform a self-timed write of $DQ_{15}$ - $DQ_8$ and $DP_1$ from the on-chip data register into the selected RAM location. There is one exception to this. If $\overline{ADSP}$ , $\overline{WH}$ , and $\overline{CS}$ are asserted (LOW) at the rising edge of CLK, the write signal, $\overline{WH}$ , is $\overline{ignored}$ . Note that $\overline{ADSP}$ has no effect on $\overline{WH}$ if $\overline{CS}$ is HIGH.				
WL	I	Write signal for the low-order half of the RAM array. This signal is sampled by the rising edge of CLK. If $\overline{WL}$ is sampled as LOW, i.e., asserted, the control logic will perform a self-timed write of DQ <sub>7</sub> - DQ <sub>0</sub> and DP <sub>0</sub> from the on-chip data register into the selected RAM location. There is one exception to this. If $\overline{ADSP}$ , $\overline{WL}$ , and $\overline{CS}$ are asserted (LOW) at the rising edge of CLK, the write signal, $\overline{WL}$ , is ignored. Note that $\overline{ADSP}$ has no effect on $\overline{WL}$ if $\overline{CS}$ is HIGH.				



# Pin Descriptions (continued)

Signal Name	I/O	Description	
ĀDV	I	Advance. This signal is sampled by the rising edge of CLK. When it is asserted, it automatically increments the two-bit on-chip auto-address-increment counter. In the CY7C1332, the address will be incremented linearly. In the CY7C1331, the address will be incremented according to the Pentium/486 burst sequence. This signal is ignored if ADSP or ADSC is asserted concurrently with CS. Note that ADSP has no effect on ADV if CS is HIGH.	
<u>CS</u>	I	Chip select. This signal is sampled by the rising edge of CLK. If $\overline{CS}$ is HIGH and $\overline{ADSC}$ is LOW, the SRAM is deselected. If $\overline{CS}$ is LOW and $\overline{ADSC}$ or $\overline{ADSP}$ is LOW, a new address is captured by the address register. If $\overline{CS}$ is HIGH, $\overline{ADSP}$ is ignored.	
ŌĒ	l	Output enable. This signal is an asynchronous input that controls the direction of the data I/O pins. If $\overline{OE}$ is asserted (LOW), the data pins are outputs, and the SRAM can be read (as long as $\overline{CS}$ was asserted when it was sampled at the beginning of the cycle). If $\overline{OE}$ is deasserted (HIGH), the data I/O pins will be three-stated, functioning as inputs, and the SRAM can be written.	Ī

# Pin Descriptions (continued)

	• ` ` ,					
•	Signal Name	I/O	Description			
	Bidirection	nal Si	gnals			
	DQ <sub>15</sub> -DQ <sub>0</sub>	I/O	Sixteen bidirectional data I/O lines. $DQ_{15}$ - $DQ_8$ are inputs to and outputs from the high-order half of the RAM array, while $DQ_7$ - $DQ_0$ are inputs to and outputs from the low-order half of the RAM array. As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they carry the data read from the selected location in the RAM array. The direction of the data pins is controlled by $\overline{OE}$ : when $\overline{OE}$ is high, the data pins are three-stated and can be used as inputs; when $\overline{OE}$ is low, the data pins are driven by the output buffers and are outputs. $DQ_{15}$ - $DQ_8$ and $DQ_7$ - $DQ_0$ are also three-stated when $\overline{WH}$ and $\overline{WL}$ , respectively, are sampled LOW at clock rise.			
	DP <sub>1</sub> -DP <sub>0</sub>	I/O	Two bidirectional data I/O lines. These operate in exactly the same manner as $DQ_{15}$ - $DQ_0$ , but are named differently because their primary purpose is to store parity bits, while the $DQs'$ primary purpose is to store ordinary data bits. $DP_1$ is an input to and an output from the high-order half of the RAM array, while $DP_0$ is an input to and an output from the lower-order half of the RAM array.			



**Maximum Ratings** 

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature .....-65°C to +150°C

Ambient Temperature with

Power Applied ......–55°C to +125°C Supply Voltage on  $V_{CC}$  Relative to GND.....-0.5V to +3.6V

DC Voltage Applied to Outputs in High Z State  $^{\rm [2]}$  ......–0.5V to V  $_{\rm CC}$  + 0.3V

DC Input Voltage<sup>[2]</sup>.....-0.5V to V<sub>CC</sub> + 0.3V

Current into Outputs (LOW) ......20 mA

Static Discharge Voltage	>2001V
(per MIL-STD-883, Method 3015)	
Latch-Up Current	>200 mA

#### **Operating Range**

Range	Ambient Temperature <sup>[3]</sup>	V <sub>CC</sub> , V <sub>CCQ</sub>
Com'l	0°C to + 70°C	$3.3V \pm 0.3V$
Mil	−55°C to + 125°C	3.3V ± 0.3V

### Electrical Characteristics Over the Operating Range<sup>[4]</sup>

					331–8 332–8		31–10 32–10		31–12 32–12	
Parameter	Description	Test Condition	ns	Min.	Max.	Min.	Max.	Min.	Min.	Unit
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> =-2.0 i	mA	2.4		2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 2.0 m$	A		0.4		0.4		0.4	V
V <sub>IH</sub>	Input HIGH Voltage	55		2.0	V <sub>CC</sub> +0.3V	2.0	V <sub>CC</sub> +0.3V	2.0	V <sub>CC</sub> +0.3V	V
V <sub>IL</sub>	Input LOW Voltage <sup>[2]</sup>			-0.3	0.8	-0.3	0.8	-0.3	0.8	V
I <sub>X</sub>	Input Load Current	$GND \le V_1 \le V_{CC}$		-1	+1	-1	+1	-1	+1	μΑ
I <sub>OZ</sub>	Output Leakage Current	$\begin{array}{l} \text{GND} \ \leq \text{V}_{\text{I}} \leq \text{V}_{\text{CC}}, \\ \text{Output Disabled} \end{array}$		<b>-</b> 5	+5	-5	+5	<b>-</b> 5	+5	μА
I <sub>OS</sub>	Output Short Circuit Current <sup>[5]</sup>	$V_{CC} = Max., V_{OUT} = GND$			-300		-300		-300	mA
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply	V <sub>CC</sub> =Max.,lout=0mA,	Com'l		200		200		170	mA
	Current	$f=f_{MAX}=1/t_{CYC}$	Mil						200	
I <sub>SB1</sub>	Automatic CE	Max. $V_{CC}$ , $\overline{CS} \ge V_{IH}$ ,	Com'l		60		60		40	mA
	Power-Down Current – TTL Inputs	$V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ , $f = f_{MAX}$	Mil						40	
I <sub>SB2</sub>	Automatic CE	Max. $V_{CC}$ , $\overline{CS} \ge V_{CC}$	Com'l		20		20		20	mA
	Power-Down Current -CMOS Inputs	$-0.3V$ , $V_{IN} \ge V_{CC}$ $-0.3V$ or $V_{IN} \le 0.3V$ , $f=f_{MAX}^{[6]}$	Mil						20	

#### Notes:

- Minimum voltage equals 2.0V for pulse durations of less than 20 ns.
- T<sub>A</sub> is the "instant on" case temperature.
- See the last page of this specification for Group A subgroup testing information.


  Not more than one output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.

# Capacitance<sup>[7]</sup>

Parameter	Description	Test Condition	Test Conditions		Unit
C <sub>IN</sub> : Addresses	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz}, $ $V_{CC} = 3.3V$	Com'l	5	pF
		$V_{CC} = 3.3V$	Mil	6	
C <sub>IN</sub> : Other Inputs	Input Capacitance		Com'l	5	pF
			Mil	8	
C <sub>OUT</sub>	Output Capacitance		Com'l	8	pF
			Mil	16	



#### **AC Test Loads and Waveforms**



Inputs are disabled, clock is allowed to run at speed.

Tested initially and after any design or process changes that may affect these parameters.

### Switching Characteristics Over the Operating Range<sup>[8]</sup>

			7C1331-8 7C1332-8		7C1331-10 7C1332-10		7C1331-12 7C1332-12	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t <sub>CYC</sub>	Clock Cycle Time	15		15		20		ns
t <sub>CH</sub>	Clock HIGH	5		6		8		ns
t <sub>CL</sub>	Clock LOW	5		6		8		ns
t <sub>AS</sub>	Address Set-Up Before CLK Rise	2.5		2.5		2.5		ns
t <sub>AH</sub>	Address Hold After CLK Rise	0.5		0.5		0.5		ns
t <sub>CDV</sub>	Data Output Valid After CLK Rise		8.5		10		12	
t <sub>DOH</sub>	Data Output Hold After CLK Rise	3		3		3		ns
t <sub>ADS</sub>	ADSP, ADSC Set-Up Before CLK Rise	2.5		2.5		2.5		ns
t <sub>ADSH</sub>	ADSP, ADSC Hold After CLK Rise	0.5		0.5		0.5		ns
t <sub>WES</sub>	WH, WL Set-Up Before CLK Rise	2.5		2.5		2.5		ns
t <sub>WEH</sub>	WH, WL Hold After CLK Rise	0.5		0.5		0.5		ns
t <sub>ADVS</sub>	ADV Set-Up Before CLK Rise	2.5		2.5		2.5		ns
t <sub>ADVH</sub>	ADV Hold After CLK Rise	0.5		0.5		0.5		ns
t <sub>DS</sub>	Data Input Set-Up Before CLK Rise	2.5		2.5		2.5		ns
t <sub>DH</sub>	Data Input Hold After CLK Rise	0.5		0.5		0.5		ns
t <sub>CSS</sub>	Chip Select Set-Up	2.5		2.5		2.5		ns
t <sub>CSH</sub>	Chip Select Hold After CLK Rise	0.5		0.5		0.5		ns
t <sub>CSOZ</sub>	Chip Select Sampled to Output High Z <sup>[9]</sup>	2	6	2	6	2	7	ns
t <sub>EOZ</sub>	OE HIGH to Output High Z <sup>[9]</sup>	2	6	2	6	2	7	ns
t <sub>EOV</sub>	OE LOW to Output Valid		5		5		6	ns
t <sub>WEOZ</sub>	WH or WL Sampled LOW to Output High Z <sup>[9, 10]</sup>		5		6		7	ns
t <sub>WEOV</sub>	WH or WL Sampled HIGH to Output Valid <sup>[10]</sup>		8.5		10		12	ns

#### Notes:

<sup>8.</sup> Unless otherwise noted, test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and load capacitance as shown in (a) and (b) of AC Test Loads.


9. t<sub>CSOZ</sub>, t<sub>EOZ</sub>, and t<sub>WEOZ</sub> are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured ± 500 mV from steady-state voltage.

10. At any given voltage and temperature, t<sub>WEOZ</sub> min. is less than t<sub>WEOV</sub> min.




# **Switching Waveforms**

# Single Read [11]



#### Single WRite Timing: Write Initiated by ADSP




#### Notes:


- 11. OE is LOW throughout.
  12. If ADSP is asserted while CS is HIGH, ADSP will be ignored.
  13. ADSP has no effect on ADV, WH, and WL if CS is HIGH.



### Single Write Timing: Write Initiated by ADSC




### **Burst Read Sequence with Four Accesses**






# Output (Contolled by $\overline{OE}$ )




### Write Burst Timing: Write Initiated by ADSC






# Write Burst Timing Waveforms: Write Initiated by ADSP




### **Output Timing (Controlled by CS)**





# Output Timing (Controlled by WH/WL)



### **Truth Table**

Inputs							
CS	ADSP	ADSC	ADV	WH or WL	CLK	Address	Operation
Н	Х	L	Х	X	L→H	N/A	Chip deselected
Н	L	Н	Н	Н	L→H	Same address as previous cycle	Read cycle (ADSP ignored)
Н	L	Н	L	Н	L→H	Incremented burst address	Read cycle, in burst sequence (ADSP ignored)
Н	L	Н	Н	L	L→H	Same address as previous cycle	Write cycle (ADSP ignored)
Н	L	Н	L	L	L→H	Incremented burst address	Write cycle, in burst sequence (ADSP ignored)
L	L	Х	Х	Х	L→H	External	Read cycle, begin burst
L	Н	L	Х	Н	L→H	External	Read cycle, begin burst
L	Н	L	Х	L	L→H	External	Write cycle, begin burst
Х	Н	Н	L	L	L→H	Incremented burst address	Write cycle, begin burst
Х	Н	Н	L	Н	L→H	Incremented burst address	Read cycle, begin burst
Х	Н	Н	Н	L	L→H	Same address as previous cycle	Write cycle
Х	Н	Н	Н	Н	L→H	Same address as previous cycle	Read cycle



# **Ordering Information**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
8.5	CY7C1331-8JC	J69	52-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C1331-8NC	N52	52-Lead Plastic Quad Flatpack	1
10	CY7C1331-10JC	J69	52-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C1331-10NC	N52	52-Lead Plastic Quad Flatpack	1
12	CY7C1331-12JC	J69	52-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C1331-12NC	N52	52-Lead Plastic Quad Flatpack	]


Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
8.5	CY7C1332-8JC	J69	52-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C1332-8NC	N52	52-Lead Plastic Quad Flatpack	
10	CY7C1332-10JC	J69	52-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C1332-10NC	N52	52-Lead Plastic Quad Flatpack	
12	CY7C1332-12JC	J69	52-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C1332-12NC	N52	52-Lead Plastic Quad Flatpack	

Document #: 38-00223-B




#### **Package Diagrams**

#### 52-Lead Plastic Leaded Chip Carrier J69



#### 52-Lead Plastic Quad Flatpack N52



DIMENSIONS ARE IN MILLIMETERS LEAD COPLANARITY 0.102 MAX.

